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Abstract: Multi-GHz lowpass filters are key components for many RF applications and are required
for the implementation of integrated high-speed analog-to-digital and digital-to-analog converters
and optical communication systems. In the last two decades, integrated filters in the Multi-GHz
range have been implemented using III-V or SiGe technologies. In all cases in which the size of
passive components is a concern, inductorless designs are preferred. Furthermore, due to the recent
development of high-speed and high-resolution data converters, highly linear multi-GHz filters
are required more and more. Classical open loop topologies are not able to achieve high linearity,
and closed loop filters are preferred in all applications where linearity is a key requirement. In this
work, we present a fully differential BiCMOS implementation of the classical Sallen Key filter, which is
able to operate up to about 10 GHz by exploiting both the bipolar and MOS transistors of a commercial
55-nm BiCMOS technology. The layout of the biquad filter has been implemented, and the results of
post-layout simulations are reported. The biquad stage exhibits excellent SFDR (64 dB) and dynamic
range (about 50 dB) due to the closed loop operation, and good power efficiency (0.94 pW/Hz/pole)
with respect to comparable active inductorless lowpass filters reported in the literature. Moreover,
unlike other filters, it exploits the different active devices offered by commercial SiGe BiCMOS
technologies. Parametric and Monte Carlo simulations are also included to assess the robustness of
the proposed biquad filter against PVT and mismatch variations.
Keywords: active filters; anti-aliasing filters; HBT; inductorless; low-pass filters; SiGe
1. Introduction
Integrated multi-GHz-band lowpass filters are required as antialiasing filters for very high-speed
analog-to-digital (ADC) and digital-to-analog (DAC) converters [1] in applications such as wideband
spectrum monitoring, high bit-rate optical communications [2,3] and wideband measurement
systems [4,5]. They have to be designed in silicon technology to be integrated on the same chip
with the converter blocks, thus minimizing off-chip interfaces, and should possibly avoid the use of
spiral inductors, to minimize chip area. The main performance requirements are related to off-band
suppression, that forces the use of high order filters, and linearity, that should be better than that of
the ADC/DAC, not to limit the overall system performance. A fully differential approach is typically
required, to desensitize from common-mode disturbances, reduce even-order harmonics and improve
the signal-to-noise ratio (SNR).
Inductorless GHz-band lowpass filters in the literature are often based on RLC reference structures,
with the use of active inductance circuits to substitute the physical inductors. However, implementations
based on the Gm-C [6] approach are quite common, and filters based on the closed loop Sallen–Key [7]
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and Tow–Thomas [8] topologies have also been reported in the low-GHz range. Closed loop filter
architectures based on non-conventional active building blocks—such as second-generation current
conveyors [9] or second-generation voltage conveyors [10]—have been also exploited at lower
frequencies. However, very few lowpass filter implementations above 4 GHz are reported in the
literature, and none of them are based on closed-loop architectures. In [11], a tunable 5th order elliptic
Gm-C lowpass filter in 170 GHz-fT SiGe BiCMOS with a maximum bandwidth of 4.1 GHz was reported,
and in [12] a 3rd order Gm-C filter with a maximum bandwidth of 10 GHz, in 65-nm CMOS was
reported. Filters based on the active inductance approach have been presented in [13], that reports a
5th order 4.57-GHz lowpass filter in 180-nm CMOS, and [14] that describes a 10.5-GHz biquad in SiGe
HBT technology.
On the other hand, the ever-increasing frequency performance of advanced bipolar technologies
and deep submicron CMOS allows achieving huge gain-bandwidth products, thus making it possible
to adopt a closed-loop approach for the design of multi-GHz filters. This allows using filter design
techniques that are typically adopted at lower frequencies, both for the topology of the basic filter
stage, the biquad, and for the system design of higher order filters under technology constraints (e.g.,
limits on the maximum quality factor that can be achieved) [15,16]. The closed-loop approach offers the
advantages of increased linearity and low sensitivity to active devices variations, thanks to feedback;
the filter characteristics are related to the values of passive components and/or to their ratios, and could
be easily tuned, e.g., by using varactors.
In this paper, we demonstrate a 10 GHz, fully differential, biquadratic filter exploiting Sallen–Key
architecture and based on a differential difference amplifier (DDA). The proposed DDA design makes
use of both the bipolar and MOS transistors available in the adopted commercial 55-nm SiGe BiCMOS
technology. It must be noted that this is the first work in which a closed-loop approach is used to
design filters at such high frequencies, resulting in an improved linearity with a power consumption
comparable to alternative approaches.
In the following sections, Section 2 describes the proposed biquad architecture and design
equations, Section 3 presents the detailed design of the DDA amplifier, Section 4 deals with filter design
referring to the adopted 55-nm BiCMOS process, Section 5 summarizes the results of the simulations,
and, finally, Section 6 concludes this work.
2. Proposed Biquad Architecture
Figure 1 shows the proposed fully differential topology of the Sallen–Key (SK) lowpass biquad
stage based on a differential difference amplifier (DDA). The DDA can be considered a fully differential
amplifier with two differential input pairs. SK filters have two feedback loops: negative feedback is
used to determine the low-frequency gain, and positive feedback allows us to determine the frequency
response, thanks to the feedback network formed by capacitors C1 and C2 and the two resistors R1
and R2.
The transfer function of the circuit in Figure 1, assuming an ideal DDA, can be easily computed as:
Vout
Vin
=
G
C1C2R1R2
s2 +
(
1
R1C1
+ 1R2C1 +
1−G
R2C2
)
s + 1C1C2R1R2
(1a)
G = 1 +
RB
RA
(1b)
Hence, the quality factor and resonance frequency of the lowpass filter are: f0 =
1
2π
√
C1C2R1R2
Q =
√
C1C2R1R2
R2C2+R1C2+R1C1(1−G)
(2)
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From (2), it can be seen that the value of pole Q is dependent on the value of the gain G and
typically the amplifier in the SK stage is configured to have a DC gain G larger than 1 to relax the ratio of
passive components when high Q is needed. If unity gain of the filter is a requirement, then resistance
R1 can be split into two resistances forming a voltage divider (with gain 1/G <1), thus reducing the gain
from G > 1 to G = 1. However, the drawback of such a design choice is that the larger closed-loop gain
limits the bandwidth of the amplifier. Therefore, the main reason to choose G = 1 is to maximize the
closed-loop bandwidth of the DDA, which is necessary to obtain an accurate frequency response for the
SK filter up to very high frequencies. Even if unity-gain feedback limits the maximum quality factor
that can be achieved for a given ratio of passive components, a low-Q filter synthesis approach [15,16]
can be used to synthesize high order filters with limited values for the Q of the biquad stages (typically
in the range of 2 to 3). This results in an accurate frequency response and has the additional advantage
of reducing the sensitivity and allowing a more robust design under PVT and mismatch variations.Electronics 2020, 9, x FOR PEER REVIEW 3 of 16 
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Figure 1. Architecture of the proposed lowpass biquadratic filter.
The filter architecture for G = 1 is reported in Figure 2, where the DDA amplifier has been
configured as a fully differential closed loop voltage follower.
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The ideal frequency response of the SK stage in Figure 2 is
Vout
Vin
=
1
C1C2R1R2
s2 +
(
1
R1C1
+ 1R2C1
)
s + 1C1C2R1R2
(3)
The resonance frequency and quality factor of the biquad stage can be expressed as:
f0 = 12π√R1R2C1C2
Q =
√
C1
C2
√
R1R2
R1+R2
(4)
The maximum Q value is achieved for R2 = R1 = R, hence this choice is optimal for achieving
maximum Q = 12
√
C1
C2
.
It is important to point out that the closed loop architecture of the SK filter results in a resonance
frequency and a quality factor which are ideally independent on the parameters of the active devices
and depend only on the value of the passive components.
The quality factor is, under ideal conditions, stable under process and temperature variations,
because it is given by the ratio between two capacitors. The resonance frequency, instead, varies with
process and temperature conditions, as it is inversely proportional to variations in resistor and capacitor
values. In particular, it can be easily shown that the sensitivity of the cut-off frequency of the SK
biquad to each one of the parameters R1, R2, C1 and C2 is equal to −1/2, and therefore the variations
of the value of integrated passive components results in a corresponding variation of the resonance
frequency. However, it has to be noted that the resonance frequency can be easily tuned implementing
capacitances C1 and C2 with varactor-diodes or tunable MOS capacitors, and the tuning voltage of
variable capacitors can be used in a servo-loop or in an automating tuning loop to accurately set the
value of the cut-off frequency. 
f0 = 12πR√C1C2
Q = 12
√
C1
C2
(5)
3. Proposed Topology for the DDA amplifier
In a single-ended implementation, the use of an opamp in non-inverting configuration allows
applying both negative feedback to set the DC gain, and positive feedback to determine the frequency
response. Mapping this approach to a fully differential implementation requires the use of a DDA,
to make both the inverting and non-inverting differential input terminals available, whereas a standard
fully differential opamp only allows the inverting configuration to be used.
Figure 3 shows the topology of the DDA used in the proposed SK biquad stage, where the different
devices available in the technology have been exploited to maximize the performance: a single-stage
DDA amplifier topology with output buffers (implemented as common collector stages) has been
adopted to maximize the bandwidth, so to avoid the use of compensation capacitors; a common-mode
feedback (CMFB) is also required, to set the output DC voltage and maximize the common-mode
rejection ratio (CMRR).
Electronics 2020, 9, 563 5 of 14
Electronics 2020, 9, x FOR PEER REVIEW 2 of 16 
 
 
Figure 3. Proposed topology for the DDA amplifier with fully differential output. 
3.1. DDA Amplifier  
Referring to Figure 3, the single-stage DDA amplifier with active loads which has been used to 
implement the proposed biquad filter can be described as follows: high-speed npn HBT devices have 
been adopted for the input differential pairs (Q1-Q4), in order to exploit their high transconductance 
for a given current and outstanding frequency performance. RF PMOS transistors have been 
exploited as active loads to boost the DC gain without a significant frequency penalty. In the 
preliminary design phase, both resistive and active PMOS loads have been considered: however, 
when adopting a resistive load, the maximum allowed load resistance value is limited by the 
maximum allowable voltage drop across the resistors, and for the target supply voltage 𝑉 = 3 𝑉 
the gain would have been too low to guarantee enough loop gain with a single amplifier stage. 
Furthermore, the good frequency performance of 55-nm PMOS devices results in a limited 
bandwidth penalty of the active load with respect to the resistive case, guaranteeing a very large gain-
bandwidth product for the DDA. The output DC voltage and swing of the stage allows keeping the 
source-drain voltage of transistors M1 and M2, whose biasing voltage VBP is generated by a 
conventional current mirror (not shown in Figure 3), below the safe limits imposed by the technology. 
This, however, requires a level shift to have an output DC voltage of the opamp compatible with the 
input DC common-mode range of the DDA. 
The output stage is needed both as level shifter and to provide a very low output resistance: this 
is a critical issue in the design of SK filter stages, since the finite output resistance of the main active 
element of the filter reduces the maximum available quality factor. From this point of view, the 
implementation of the main active element of the SK filter as a closed loop voltage follower is 
advantageous, since it allows reducing the already low output resistance of the common collector 
stages. 
In fact, remembering that the maximum 𝑄 is achieved for 𝑅 = 𝑅 = 𝑅 as discussed in section 
2, considering an output resistance of the closed loop DDA amplifier 𝑅 = 𝜖𝑅 , and assuming a 
capacitance ratio 𝛼 ≡ 𝐶 /𝐶 , the maximum achievable quality factor for the Sallen–Key stage can be 
rewritten as: 𝑄 ≤ 𝑄 = √1 + 𝜖√8𝜖 ≈ 1√8𝜖 (6)
Hence, even the value 𝑄 = 2 is difficult to obtain, because it would require 𝑅 < 𝑅/32. 
In order to reduce 𝑅 , high-speed HBT devices Q5 and Q6 have been used as common collector 
output buffers due to the large transconductance of bipolar devices. Q5 and Q6 are biased by current 
sources implemented with high-voltage HBT devices (Q9 and Q10) – the reference branch of the 
conventional current mirror that sets the bias voltage VB1 is not shown in Figure 3. To keep the 
collector-emitter voltage of the high-speed HBTs below the safe limits, a common-mode level shifter, 
M2VBP
VCC
VCC
IBIAS Q1 Q2 Q3 Q4
Q5 Q6
Q7 Q8
Q9 Q10
Q12
Q11M1
M3 M4 M5 M6M7 M8
CZ1 CZ2
VREF VREF VON VOP VON VOP
VON VOP
V1P V1N V2P V2N
VB VB
VB
VB1 VB1
Figure 3. Proposed topology for the DDA amplifier with fully differential output.
3.1. DDA Amplifier
Referring to Figure 3, the single-stage DDA amplifier with active loads which has been used to
imple ent the proposed biquad filter can be described as follo s: high-speed npn HBT devices have
been adopted for the input differe tial airs ( 1- 4), in order to exploit their high transconductance
for a given current and outstandi g frequency performance. RF PMOS transistors have been exploited
as active loads to boost the DC gain without a significant frequency penalty. In the preliminary
design phase, both resistive and active PMOS loads have been considered: however, when adopting
a resistive load, the maximum allowed load resistance value is limited by the maximum allowable
voltage drop across the resistors, and for t e target supply voltage VCC = 3 V the gain would have
been too low to guarantee en ugh loop gain with a single amplifier stage. Further ore, the good
frequency performance of 55-nm PMOS devices results i a limited bandwidth penalty of the active
loa ith respect to the resistive case, guaranteeing a very large gain-bandwidth product for the DDA.
The output DC voltage and swing of the stage allows keeping the source-drain voltage of transistors
M1 and M2, whose biasing voltage VBP is generated by a conve tional current mirror (not shown in
Figure 3), below the safe limits imp sed by the technology. This, however, requires a level shift to have
an output DC voltag of the opamp compatible with the input DC common- ode range of the DDA.
The output stage is needed bot as level shifter and to provide a very low output resistance: this is a
critical iss e in the d sig of SK filter stag s, since the finite output resistance of the main active element
of the filter reduces the maximum available quality factor. From this oint of view, the implementation
of the main active element of t SK filter as closed loop voltage follower is advantageous, since it
allows reducing the already low output resistance of the common collector stages.
In fact, remembering that the maximum Q is achieved for R2 = R1 = R as dis ussed i Section 2,
considering an output resistance of the closed loop DDA amplifier Ro = εR, and assuming a capacitance
ratio α ≡ C2/C1, the maximum achievable quality factor for the Sallen–Key st ge can be rewritten as:
Q ≤ QMAX =
√
1 + ε
√
8ε
≈
1
√
8ε
(6)
Hence, even the value Q = 2 is difficult to obtain, because it would require Ro < R/32.
In order to reduce Ro, high-speed HBT devices Q5 and Q6 have been used as common collector
output buff rs due to the large transconduc ance of bipolar dev ces. Q5 and Q6 are biased by current
sources implem nted with high-voltage HBT devices (Q9 and Q10) – the reference bran h of the
conventional current mirror that sets the bias v ltage VB1 is not shown in Figure 3. To keep the
collector-emitter voltage of the igh-speed HBTs below the safe limits, a common-mode level shift r,
Electronics 2020, 9, 563 6 of 14
implemented through the diode-connected transistor Q11, has been exploited to reduce the collector
voltage of Q5 and Q6. The use of a common-collector output stage is fundamental both to set the
correct DC levels and to reduce the output resistance; however, the base-emitter Cπ capacitance
introduces a zero in the transfer function that impacts on the out-of-band behavior of the lowpass filter.
To compensate this effect, cross-coupled capacitors CZ1 and CZ2 have been added, exploiting the fully
differential nature of the stage to cancel out the effect of the Cπ by means of positive feedback.
Neglecting r0, Cµ, rπ in the device model and assuming a capacitive load CL, the transfer function
of the emitter follower with the cross-coupled capacitances is:
vo
vi
=
1 + s Cπ−CZ1,2gm
1 + s CL+Cπ+CZ1,2gm
(7)
Hence, for Cπ = CZ1,2, the zero disappears, and the common collector stage only adds a pole
to the transfer function, that in the limit of a large load capacitance (CL >> Cπ) results practically
unaffected by the compensation capacitor.
3.2. Common Mode Feedback Loop
A fully differential amplifier requires a common-mode feedback (CMFB) loop to set the output DC
voltage and improve the common-mode rejection ratio (CMRR). In this case, a standard triode-based
CMFB has been adopted: triode degeneration has been added to the current mirror that sets the current
of the DDA, formed by Q7, Q8 and Q12. The triode devices on the reference branch (M7 and M8) are
controlled by the reference voltage (in this case, VREF = VCC/2), and the devices under the differential
pairs (M3-M6) are controlled by the output voltages. These devices act as voltage-controlled resistors,
thus adjusting the tail current of the differential pairs to match the current of the PMOS loads while
setting the required output common mode voltage. Thick oxide MOS devices have been used to
withstand the full swing of the output DC voltage, and their size has been optimized as a trade-off
between output loading and functionality of the CMFB under PVT variations.
4. Filter Design
Unity-gain feedback and finite output conductance in the DDA, besides other non-ideal effects,
limit the maximum achievable quality factor of the SK biquad stages. This is an important issue to
cope with when adopting conventional filter synthesis techniques, because the maximum quality
factor increases with the order of the filter, even in relatively low-Q designs such as Butterworth filters.
Hence, non-conventional design approaches are required. In these approaches, a maximum Q value is
chosen, and a filter mask is synthetized subject to this constraint. Unlike in conventional approaches, a
larger number of biquad stages may be required for the same stopband attenuation. When adopting
these methodologies, the maximum Q allowed for the biquad stages is typically in the range from 2 to
3 [15,16]: these values of Q are compatible with the biquad design proposed in this work.
The reduced Q value also reduces sensitivity to process and mismatch variations and to parasitic
effects, as they increase for large quality factors: with lower quality factors, the frequency response is
less dependent on variations in Q and f0, resulting in a more robust design with respect to process,
temperature, and mismatch variations.
The proposed filter has been designed in the SiGe BiCMOS055 technology from
STMicroelectronics [17], which provides high speed, heterojunction bipolar npn transistors with
values of fT in excess of 300 GHz and an fMAX in excess of 350 GHz, and RF NMOS and PMOS
devices with values of fT of about 190 GHz and 95 GHz, respectively. High voltage bipolar and MOS
transistors with reduced frequency performance are also available to implement current sources and
biasing circuits.
The biquadratic filter has been designed for a resonance frequency f0 = 6.4 GHz and a quality
factor Q = 2, as the basic building block of a low-Q higher order filter for anti-aliasing applications in
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high-speed digitizers [4,5]. A resonant frequency of 6.4 GHz is ideally equivalent to a 3-dB bandwidth
( f3dB) of 10 GHz for Q = 2.
Table 1 shows the device sizing and bias current of all the bipolar and MOS transistors of the
circuit in Figure 3, whereas the values of filter components (referring to Figure 2) have been set as
follows: R1 = R2 = 100 Ω, C1 = 380 fF, C2 = 40 fF, CZ1 = CZ2 = 50 fF. R1 and R2 have been implemented
as poly-silicon resistors, and capacitances have been implemented as MIM (metal-insulator-metal)
capacitors available in the RF library of the adopted technology.
Table 1. Device sizing.
Device Size Bias Current
Q1, Q2, Q3, Q4 Le/W 1e = 1/0.2 µm IC = 1 mA
Q5, Q6 Le/We = 4/0.2 µm IC = 1 mA
Q7, Q8,Q12 Le/We = 5/0.2 µm IC = 1 mA
Q9, Q10 Le/We = 5/0.2 µm IC = 1 mA
Q11 Le/We = 2× 4/0.2 µm IC = 1 mA
M1, M2 W/L = 6/0.06 µm ID = 1 mA
M3,M4,M5,M6 W/L = 20/0.25 µm ID = 1 mA
1 Le/We = Emitter Length/Emitter Width
The layout of the filter is reported in Figure 4: the filter occupies an area of only 65 × 42 µm2.
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5. Simulation Results
Table 2 shows simulation results for the typical process corner and temperature (T = 27 ◦C).
The three FOMs reported in Table 2 are defined as follows:
FOM1 =
Pdiss
Npole
(8a)
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FOM2 =
Pdiss
Npole f3dB
(8b)
FOM3 =
Pdiss
Npole f3dBDR
(8c)
where Npole, and DR denote the number of poles (e.g., the order) and the dynamic range (computed as
in [14]) of the filter respectively.
Table 2. Typical 27 ◦C simulations.
Name Value Unit Notes
Pdiss 18 mW Power Dissipation
Vcc 3 V Supply Voltage
f0 6.45 GHz Resonant Frequency
f3dB 9.55 GHz 3 dB Bandwidth
ADC −0.5 dB DC-Gain
APK 5.8 dB Peak Gain
Q 2.06 - Quality Factor
SFDR 64 dB @0.8Vpp differential,1 GHz
vonoise 1.36 mVrms Output Noise integrated between 1 Hz and 10 GHz
SNR 46.4 [dB] @0.8Vpp differential
DR 1 49.3 dB Dynamic Range
FOM1 9 mW
FOM2 0.94 pW/Hz
FOM3 0.0032 mW/GHz
1 DR has been computed as in [14].
Figure 5 shows the frequency response of the filter. The Discrete Fourier Transform (DFT) of the
differential output voltage with an input tone at 1 GHz, 0.8Vpp differential is reported in Figure 6.Electronics 2020, 9, x FOR PEER REVIEW 7 of 16 
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Figure 6. Discrete Fourier Transform (DFT) of the differential output voltage with an input tone at
1GHz, 0.8Vpp differential.
The DFT result reported in Figure 6 demonstrates that linearity is very good, with 64 dB SFDR in
the relatively large input signal conditio of 800 mVpp. The dynamic range is dominated by noise,
as SFDR is much better than SNR (see Table 2).
Table 3 shows the results of the simulations accounting for temperature variations, and Table 4
shows those accounting for supply voltage variations. These results confirm the robustness of the filter
to both temperature and supply voltage variations.
Table 3. Simulations vs. temperature.
Name Minimum Maximum Unit
T −30 120 ◦C
Pdiss 18.4 19.56 mW
f0 6.91 5.65 GHz
f3dB 10.2 8.2 GHz
Apk 5.51 5.3 dB
Adc −0.53 −0.58 dB
Q 2 1.9 -
SFDR 61 73 dB
vonoise 1.12 1.51 mV
DR 1 49.4 51.6 dB
1 DR has been computed as in [14].
Table 4. Simulations vs. supply voltage.
Name Value Value Unit
Vcc 2.85 3.15 V
Pdiss 17.1 19.9 mW
f0 6.1 6.4 GHz
f3dB 8.9 9.6 GHz
Apk 4.89 5.72 dB
Adc −0.7 −0.56 dB
Q 1.9 2 -
SFDR 48 56 dB
vonoise 1.26 1.26 mV
DR 1 44.3 47 dB
1 DR has been computed as in [14].
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Monte Carlo simulations, using the accurate statistical models for HBT, MOS and passive devices
available in the design kit of the BiCMOS055 technology, have been carried out in the Cadence Virtuoso
ADE XL environment. Figure 7 shows the frequency response of the biquad filter for 100 Monte Carlo
iterations, whereas Figures 8–11 show the histograms of DC gain, quality factor, resonant frequency and
3 dB bandwidth of the filter respectively. A summary of the mean values (µ) and standard deviations
(σ) for these quantities is reported in Table 5.
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Table 5. Summary of Monte Carlo simulations (1000 iterations).
Name µ σ Unit
Adc −0.505 0.018 dB
Q 2.071 0.037 -
f0 6.471 0.100 GHz
f3dB 9.588 0.126 dB
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All these results allow us to assess the robustness of the filter under Monte Carlo simulations: the
DC gain is almost constant, while the quality factor and resonance frequency of the complex poles
vary limitedly.
A comparison with recent technical papers reporting inductorless active lowpass filters with cut-off
beyond 1.5 GHz and the proposed filter is reported in Table 6. The proposed filter outperforms all the
other designs in terms on SFDR, DR and FOM3, confirming the outstanding linearity performance of
our unitary-gain, closed-loop approach.
Table 6. Comparison against the state of the art.
This Work [14] [8] [18] [12] [19] [11] [13]
Year 2020 2018 2017 2014 2012 2010 2006 2002
Technology BiCMOS
55 nm
BiCMOS
55 nm
CMOS
40 nm
CMOS
28 nm
CMOS
65 nm
BiCMOS
180 nm
BiCMOS
250 nm
CMOS
180 nm
Filter Type SK AL TT GMC GMC GMC GMC AL
Supply Voltage [V] 3 3 1.1 1.1 1.4 3.3 3.5 1.8
Pdiss [mW] 18 13.7 17.6 30 140 300 99.8 1.6
f3dB [GHz] 9.55 10.5 1.6 3.3 10 3.2 4.1 4.6
SFDR [dB]) 64 −51 −46 −40 −45 40 - −57
vonoise [mVrms] 1.36 1.1 1.5 - 0.5 - - -
SNR [dB] 46.4 47.2 43.2 39 45 - - -
DR1 [dB] 49.3 45.5 41.1 37 42 - 20.1 -
Npole 2 2 5 5 3 6 5 5
FOM1 [mW] 9 6.85 3.52 6 46.6 50 19,9 0.32
FOM2 [pW/Hz] 0.94 0.65 2.2 1.81 4.7 15.6 4,8 0.07
FOM3[mW/GHz] 0.0032 0.0035 0.019 0.025 0.037 - 0.47 -
Area (mm2) 0.0027 0.0056 0.12 0.091 0.01 0.17 0.82 -
Measured No No Yes Yes Yes No Yes Yes
1 DR has been computed as in [14].
It has to be noted that most papers in the literature are based on the Gm-C approach [11,12,18,19],
in which the open-loop input stage often limits linearity, whereas the closed loop approach proposed
in this work exploits feedback to reduce nonlinear distortions. Focusing on reference [8], it is based on
a closed loop Tow–Thomas (TT) architecture which shows a limited dynamic range owing to the lower
bandwidth of CMOS amplifiers, which makes feedback less effective. Reference [14] exploits positive
feedback to synthetize an active inductor (AL), and resistive degeneration of the differential pair to
improve linearity. Having similar performance and using the same technology, this solution shows
lower power consumption but also lower dynamic range; hence, it performs better in the first two
FOMs, but worse in the third-one, owing both to worse SNR and SFDR performance. Reference [13]
reports a 5th-order filter based on an active circuit which provides a transfer function with two poles
and two zeros with only three active devices: this provides for very good power efficiency, as shown
by excellent FOM1 and FOM2 performance, but no detailed noise information is provided, so FOM3
cannot be computed. As it reports 100nV/
√
Hz noise for 4.57 GHz of bandwidth, estimated noise is 6.8
mV, which would provide a very low SNR of 25.5 dB. Hence, the dynamic range of such a design is
severely limited.
6. Conclusions
A fully differential Sallen–Key filter with a 3-dB bandwidth of about 10 GHz and based on a
DDA amplifier which exploits bipolar and MOS devices of the commercial BiCMOS055 technology
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from STMicroelectronics has been proposed in this work. Post-layout simulations have shown that
the proposed filter outperforms all recently published inductorless active lowpass filters with cut-off
frequencies beyond 1.5 GHz in terms of SFDR, DR, and FOM3. Parametric simulations accounting for
temperature and supply voltage variations as well as Monte Carlo simulations have confirmed the
robustness of the filter to temperature, supply voltage and mismatch variations. The power efficiency
of the proposed filter is good and the area footprint is very low. Based on the comparison against
the state of the art reported in Table 6, we have demonstrated that the proposed architecture—which
exploits a fully differential DDA-based voltage follower as active element—allows the implementation
of closed loop biquad filters with a 3-dB bandwidth up to about 10 GHz while guaranteeing better
linearity performance with respect to filter architectures based on the Gm-C or the active inductor
approach. Furthermore, we can state that it is possible to use the proposed fully differential Sallen–Key
closed-loop topology for filters with bandwidths around 10 GHz, exploiting NPN devices with an fT
in the order of 300 GHz and PMOS with an fT in the order of 100 GHz as active loads. Unity gain
feedback across the DDA ensures the highest closed-loop bandwidth, though limiting the achievable
maximum quality factor. The resulting filter is also compact, and shows the lowest area occupation
among the existing literature.
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